Abstract { A new time-domain model for the slewing behavior of two stage opamps is presented. This model includes the e ects of the load capacitance, compensation capacitance, device sizes and the nonlinear behavior of the transistors during the slewing period. This model improves on the commonly used constant current models and allows for more predictable designs. The model shows good agreement with simulations. Circuit design results using the traditional and new improved models are presented.
Introduction
The settling time of an opamp is a very important parameter, particularly for switched-capacitor and data converter circuits. The total settling time can be broken up into two distinct regions; a slewing period (TSL) and a settling period (TST ) 1, 2] . During the slewing period the opamp operates in a rate limited fashion and the output voltage changes from its original value to a voltage close to its nal value. And during the settling period the output voltage settles to its nal value in a small-signal linear fashion. This paper concentrates on the slewing period.
A uni ed two-pole model that takes into account the slew rate limitation was developed in 2] and further extended in 3]. Unfortunately, in both these works a small signal analysis is used for both the slewing and settling periods. However, slewing is inherently a large signal characteristic. For example, Figure 1 shows the jVgs ?VT j of the second stage gain transistor of the opamp (Q5 in Figure. 3). Clearly this voltage and the associated drain-to-source current is not constant during the slewing period. In fact, in our example (see Figure 1 ) it changes by 5X. Therefore, a small-signal analysis in the sdomain cannot be used and a complete time-domain analysis including nonlinear behavior is necessary.
Basic Model
For this study the ampli er is con gured as a voltage follower as shown in Figure 2 . This circuit con guration was chosen for its simplicity, however, the results can be extended to other con gurations without much e ort. A step input is applied at time t = 0. The circuit diagram for the two stage opamp is shown in Figure 3 .
During the slewing period one of the di erential pair transistors is completely o and the feedback loop is broken 4]. During this period the entire di erential pair tail current, I1, The slew rate for the circuit is given by the derivative of Vo(t) with respect to time t and is itself a function of time. Therefore, the e ective slew rate de ned as SRe 
Here, m is the desired phase margin and = Cc=CL. A similar expression for the minimum I1 that is able to meet the negative slew rate speci cation is shown in equation 15.
The maximum of these two values can be used to design the opamp. The negative slew rate is usually always smaller than the positive slew rate for a NMOS input opamp because of the nite channel length modulation of transistors Q3 and Q4 such that current sourced during the slewing period is smaller than I1. To account for this e ect the extra term ( ) has been added to equation 15. For our process (2 MOSIS CMOS) and the circuit con guration (simple current mirror) a value of 0:92 0:96 was found to be adequate. This number will vary with processes and is inversely proportional to the channel modulation parameter . The results discussed above have been corroborated using SPICE simulations. The circuit shown in Figure 3 was used for these simulations. Other speci cations for this experiment are shown in the top section of Table 1 . Simulation results and values for the output voltage predicted by our model and the traditional simple model are shown in Figure 4 . There is excellent agreement between the simulation results and our model throughout the voltage range. We also note that the deviation is largest for small input steps as is predicted by equation 14 and equation 15. The traditional simpli ed model is only able to approximate the slewing behavior for large phase margin and a small slew rate/bandwidth ratio. Our model on the other hand is general and can predict the slewing behavior for all conditions.
We have designed two circuits, one using the simpli ed expression for slew rate and the other using our model for slew rate. Both circuits were designed for (SR = 10V= S, CL = 10pF, Cc = 10pF, UGF = 6MHz, m = 45 o ). Other design parameters and measured and predicted slew rates are shown in the bottom half of Table 1 . The numbers in top row of the bottom half correspond to the circuit designed using the simpli ed model and the numbers in the bottom row correspond to the circuit designed using our model. The slew rate numbers in the last two columns are values predicted by our model. It is clear that more predictable slew rates are possible by using our model. The output waveform for a positive and a negative step for the two circuits is shown in Figure 5 . Comparison of normal and improved designs We have analyzed the slewing behavior of a two stage Miller compensated CMOS ampli er. In this paper we have presented analytical expressions for the ampli er response during slewing. Using this expression for the output voltage we have developed an improved formula to calculate the e ective slew rate. We also presented a closed form equation to determine the necessary tail current. The e ect of the load capacitance, device sizes and bias currents are included in these new models. It was shown that small-signal models cannot be used to predict slewing behavior. Results from SPICE simulations were used to validate our analysis and design methodology. Our model is general and is applicable for all design parameters and simpli es to the traditional model (SR = I1=Cc) for small values of .
